

## FPD-link, 30Bits Color LVDS Receiver, 90Mhz (SVGA/WXGA) LVDS de-serializer 5:35 channel decompression 0.13um Logic Salicide 1.2V/3.3V

# **Overview:**

V-Trans 's FPD Link Receiver Macro is based on National Semiconductor openLDI specification v0.95 dated May 13<sup>th</sup> 1999 that allow the transfer of digital display data between a display source and a display device.


This receiver converts 5 LVDS, (low voltage differential signaling) data streams, into 30bits (single pixel) CMOS data plus 5 control signals (VSYNC, HSYNC, DE, and 2 user-defined signals).

At a maximum pixel rate of 90Mhz, LVDS data line speed is 630Mbps, providing a total maximum bandwidth of 3.15Gb/s (394Mbytes per second).

# **Features:**

- Layout structure based on 1P6M, 1P7M, or 1P8M 0.13um Logic Salicide 1.2V/3.3V process.
- 1.2V/3.3V ±10% supply voltage, -40/+125°C
- Complies with OpenLDI specification for digital display interfaces and LVDS IEEE Standard 1596.3-1996+ ANSI/TIA/EIA-644-A Specifications.
- Up to 3.15Gbps bandwidth (20 to 90Mhz pixel clock)
- Input clock detector (self reset when missing clock)
- Low bounding pad count
- Spread-spectrum input clock support (can be used in SS systems)
- Core cell area : [contact us]
- Current consumption [contact us] @ 75Mhz
- Built-in power pads with ESD protection.
- Low leakage power-down mode <1uA.

# Block Diagram:






# Application:

This interface is suitable for TCON chips inside Flat panel displays, as a FPD-Link receiver.

#### Flat panel displays application:



### **Common resolution:**

Resolution	Vertical Frame Rate (Hz)	Pixel Rate (MHz)
SVGA	60	40
800 x 600	75	49.5
	85	56.25
XGA	60	65
1026 x 768	75	78.75
	85	94.5
WXGA / HDTV	60	74.25
1280 x 720p	120	148.5
WXGA	60	82
1366 x 768	75	122
SXGA	60	108
1280 x 1026	75	135
	85	157.5
SXGA+	60	124
1400 x 1050		
UXGA	60	162
1600 x 1200	65	175
	70	189
UXGAW	60	180
1900 x 1200		
Full HDTV	60	148.5
1920 x 1080p	120	297
	240	594
Cinema Full HD	60	185
2560 x 1080p	120	370
4k x 2k	60	594
3840 x 2160p	120	1188



# **Deliverables:**

V-Trans provides 2 separate kits depending on licensing agreement. In most cases, the physical is merged on foundry site.

#### <u>Design Kit</u>

Design kit includes :

- LEF view and abstract gdsII
- Verilog HDL behavioral model
- Liberty (.lib) timing constraints for typical, worse and best corner case
- Full Datasheet /Application Note with integration guidelines document
- Silicon characterization report when available

#### Tapeout Kit

Tapeout kit includes the design kit plus plysical view:

- gdsII
  - LVS netlist and report
- DRC/ERC/ESD/ANT report

Portfolio and Design Services:

V-Trans Microelectronics has been combining all the best practices and methodologies in analog and mixed-signal high speed interfaces design to answer the demanding market of high performance analog IPs .

Our Portfolio covers a wide range of applications and can be customized on demand to answer exactly your specific needs.

Custom layout and back-end services are also available if you have a tied project schedule. Our experience includes high integration circuit such as network SOC, CPU and FPGA which allow us to provide a full solution for even more complex chip.

Please contact us to tell us how we could help you or for any analog IP information.

- High speed interfaces (LVDS serdes, Display Interfaces, DDRII, DDR3, PCI-X, HDMI rev1.1)
- Converters (video ADC 10b 170Mhz, Triple video DAC)
- Timing circuits (Audio PLL, Video PLL, DDR memory PLL, custom PLL.)
- Low noise Crystal Oscillators
- Power management ( LDO regulators, Power On Reset.. )
- Video and WIMAX Analog Front end

V-TRANS Microelectronics – Shanghai Office Tel: (+86)-021-54234123 <u>v-trans@v-trans.com</u>